Teaching WIKI
- teawiki.net -

User Tools

Site Tools

You are here: start » dr._b » in_da_spectors_project
Trace:
dr._b:in_da_spectors_project:start

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
dr._b:in_da_spectors_project:start [2016/11/14 23:23] – [Cloud Computing] admindr._b:in_da_spectors_project:start [2016/11/24 18:27] (current) – [Kevin Mader, 4Quant, ETHZ] admin
Line 45: Line 45:
   * http://i.dell.com/sites/doccontent/shared-content/data-sheets/en/Documents/PowerEdge_R220_Spec_Sheet.pdf   * http://i.dell.com/sites/doccontent/shared-content/data-sheets/en/Documents/PowerEdge_R220_Spec_Sheet.pdf
  
-==== CPU Options vor R220 ====+==== CPU Options for PowerEdge R220 ====
  
 **Intel® Xeon® processor E3-1200 v3** product family, Intel Pentium®, Intel Celeron®, Intel Core® **Intel® Xeon® processor E3-1200 v3** product family, Intel Pentium®, Intel Celeron®, Intel Core®
  
 This v3 is a Haswell architecture: https://de.wikipedia.org/wiki/Intel_Xeon#Haswell-Generation This v3 is a Haswell architecture: https://de.wikipedia.org/wiki/Intel_Xeon#Haswell-Generation
 +
 +https://www.computerbase.de/2014-05/intel-xeon-e3-1200-v3-haswell-refresh-spezifikationen/
  
 **BUG in Haswell: TSX not working properly.** \\ **BUG in Haswell: TSX not working properly.** \\
 "In August 2014, Intel announced that a bug exists in the TSX implementation on Haswell, Haswell-E, Haswell-EP and early Broadwell CPUs, which resulted in disabling the TSX feature on affected CPUs via a microcode update. The bug was fixed in F-0 steppings of the vPro-enabled Core M-5Y70 Broadwell CPU in November 2014."\\ "In August 2014, Intel announced that a bug exists in the TSX implementation on Haswell, Haswell-E, Haswell-EP and early Broadwell CPUs, which resulted in disabling the TSX feature on affected CPUs via a microcode update. The bug was fixed in F-0 steppings of the vPro-enabled Core M-5Y70 Broadwell CPU in November 2014."\\
 Source: https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions#implementation Source: https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions#implementation
 +
 +https://www.heise.de/newsticker/meldung/Intel-Bug-Vorerst-kein-Transactional-Memory-2292196.html
  
 "Insbesondere bei Supercomputern und Datenbankservern kann die Funktion deutliche Geschwindigkeitssteigerungen bringen, denn TSX sorgt dafür, dass voneinander abhängige Threads Cores weniger oft auf gesperrte Speicherbereiche stoßen." \\ "Insbesondere bei Supercomputern und Datenbankservern kann die Funktion deutliche Geschwindigkeitssteigerungen bringen, denn TSX sorgt dafür, dass voneinander abhängige Threads Cores weniger oft auf gesperrte Speicherbereiche stoßen." \\
Line 62: Line 66:
 :!: **We are stuck to v3 and therefore the TSX bug!!!**   :!: **We are stuck to v3 and therefore the TSX bug!!!**  
  
 +
 +
 +===== Used Servers (refurbished?) =====
 +
 +https://www.servershop24.de/
 +
 +===== Apache Spark and Hadoop =====
 +
 +http://www.computerwoche.de/a/apache-spark-versus-hadoop,3096930
 +
 +http://www.infoworld.com/article/3014440/big-data/five-things-you-need-to-know-about-hadoop-v-apache-spark.html
 +
 +https://www.xplenty.com/blog/2014/11/apache-spark-vs-hadoop-mapreduce/
 +
 +==== Kevin Mader, 4Quant, ETHZ ====
 +  * Diss: http://e-collection.library.ethz.ch/view/eth:6915
 +  * https://www.youtube.com/watch?v=I6qmEcGNgDo&t=1484s
 +  * Products of 4Quant: http://4quant.com/#product
 +  * Presentation at ETHZ (Spark Summit 2014): \\ http://people.ee.ethz.ch/~maderk/spark-summit-2014-presentation/ssPresentation.html#/
 +
 +==== Giachetta ====
 +
 +  * http://rs.tudelft.nl/~rlindenbergh/workshop/GiachettaIQmulus.pdf
dr._b/in_da_spectors_project/start.1479165794.txt.gz · Last modified: 2016/11/14 23:23 by admin